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Abstract 
In this paper, a novel power consumption reduction strategy (PCRS) using mixed-VTH (MVT) cells with unbalanced 
timing arcs (UTA) for low-voltage/low-power SOC applications is presented. Via selecting the fastest timing arc for the 
critical path- MVT cell variant selection (CVS) criteria and adopting cell assignment algorithm (CAA) to integrate MVT 
cells out of the HVT/LVT/MVT pool for the circuit optimization flow, the PCRS provides a low-voltage/low-power SOC 
design as indicated in a 16-bit multiplier with 5584 cells, using a 90nm CMOS technology at 1V under the tightest delay 
constraint with a 5.15% reduction in power consumption as compared to the one optimized by the CBLPRP technique. 
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1. Introduction 
Low voltage and low power have become a general trend for CMOS ICs used in today’s SOC applications 
[1]. In the past, multiple threshold CMOS (MTCMOS) technology has been reported as an important 
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optimization technique for reaching the low power and high speed requirements of an SOC design [2]-[5]. 
Most of the MTCMOS techniques provide standard cells of two different devices with dual threshold 
voltages- high-VTH (HVT) and low-VTH (LVT) for circuit design. To pursue more power saving, mixed-VTH 
(MVT) technique [6]-[7] has been created to provide the cells with mixed HVT/LVT devices, which is 
between HVT and LVT for further optimizing speed and power consumption of the design. In this paper, new 
MVT cell variant selection (CVS) criteria and cell assignment algorithm (CAA) have been created as a portion 
of the novel power consumption reduction strategy (PCRS) using mixed-VTH (MVT) cells. It will be shown 
that PCRS could provide a low-voltage/low-power SOC design as indicated in a 16-bit multiplier with 5584 
cells, using a 90nm CMOS technology at 1V under the tightest delay constraint with a 2.85% reduction in 
power consumption as compared to the one optimized by CBLPRP. In the following sections, the CVS criteria 
and the CAA are described first, followed by the experimental results and discussion. 
 
Fig. 1. Designs of MVT cells with unbalanced timing arcs (UTA). 
2. MVT Cell Variant Selection (CVS) Criteria 
In this section, the variant selection criteria of an MVT cell used in a digital circuit design are defined. An 
MVT cell could be used in critical paths of a digital circuit design because its fastest timing arc cannot be too 
slow such that the overall speed of the related circuit couldn’t be worsened. As for other timing arcs in the 
MVT cell, their speeds are less important. The most efficient cell variants for reducing power consumption 
are the ones whose delays of timing arcs are unbalanced. The criteria for cell variant selection (CVS) are 
 
1. For the fast timing arc, transistors referred to input A are selected with low-VTH (LVT) 
2. Other transistors are high-VTH (HVT). 
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As shown in Fig.1, under CVS criteria, the MVT variants for implementing 2-input NAND, NOR, AND, 
and OR logic functions have been constructed. Path AШY is defined as the fast timing arc and path BШY is 
the slow one- unbalanced timing arc (UTA). The transistors affecting the delay of the fast timing arc AШY, 
are assigned to low-VTH (LVT). 
3. Cell Assignment Algorithm (CAA) 
Fig. 2 shows the flow diagram of the cell assignment algorithm-CAA. It starts from the design with LVT 
cells. Then the sensitivity is defined as the ratio of power difference over delay difference for the fast timing 
arc of the cell variants implemented by LVT and HVT. 
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where Pi and Pi’ are the average power consumption of the ith cell realized by LVT and HVT, respectively. 
Dr/fi and Dr/fi’ are the propagation delay time of the rising/falling output of the ith cell realized by LVT and 
HVT, respectively. The program starts with the cell with the highest sensitivity to swap from LVT to HVT. 
After the selected cell is swapped to HVT, the propagation delays of all critical paths of all cells in the design 
are computed to make sure they are under the total propagation delay constraint. If no, the cell is swapped 
back to LVT. Then the cell of the next highest sensitivity is swapped to HVT and it is tested if all the related 
total propagation delays of all critical paths of all cells are under the total delay constraint. This process 
continues until all cells have been tried. Then the CAA flow proceeds to the second stage. In the second stage, 
the same procedures as the first stage are performed, except for two points. First, only the LVT cells that were 
not changed in the first run are tried. Second, the remaining LVT cells are changed to MVT cell variants, not 
HVT ones. In brief, the sensitivity formula has been used to swap the cells from LVT to HVT and from LVT 
to MVT if the total propagation delay constraint could be observed. 
 
 
Fig. 2. Flow diagram of the cell selection algorithm-CAA. 
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(c) 
Fig. 3. Results of the 16-bit multiplier after optimization. (a) reduced power; (b) LVT cell percentage; (c) MVT cell percentage 
4. Experimental Results and Discussion 
In order to verify the effectiveness of PCRS with CVS and CAA, a multiplier circuit in terms of an RTL 
design has been optimized based on a 90nm CMOS technology at 1V. In addition to PCRS, GDSPOM [4] and 
CBLPRP [5] techniques have also been used for comparison. Fig. 3 shows the experimental results of the 16-
bit multiplier circuit after PCRS optimization under various delay constraints. As shown in Fig. 3(a), with a 
delay constraint of 1.61ns, the PCRS technique using MVT cells offers reduction in power consumption of 
47.55%, which is 5.15% smaller as compared to CBLPRP and 22.4% smaller as compared to GDSPOM. As 
compared to the other two techniques, the PCRS one offers the most saving on power consumption reduction 
for the 16-bit multiplier circuit, which is especially noticeable for a smaller delay constraint. As shown in Fig. 
3(b), using the PCRS technique with MVT cells, the increase in the percentage of LVT cells is smaller at a 
smaller delay constraint as compared to the other two techniques. At the delay constraint of 1.61ns, the 16-bit 
multiplier using the PCRS technique with MVT cells has 38.04% of the logic cells in LVT, which is 6.73% 
less as compared to CBLPRP. As shown in Fig. 3(c), along with the decrease in the delay constraint, the 
percentage of MVT of the 16-bit multiplier after the PCRS optimization increases. At a delay constraint of 
1.61ns, 7.22% of the logic cells in the 16-bit multiplier circuit are MVT. Therefore, the PCRS technique with 
MVT cells is important for optimization of a large-size SOC design in terms of power consumption under a 
tight delay constraint. 
5. Conclusion 
A novel power consumption reduction strategy (PCRS) using mixed-VTH (MVT) cells with cell variant 
selection (CVS) and cell assignment algorithm (CAA) for low-voltage/low-power SOC applications has been 
presented. Via selecting the fastest timing arc for the critical path using CVS and adopting CAA to integrate 
MVT cells out of the HVT/LVT/MVT pool for the circuit optimization flow, the PCRS could provide a low-
voltage/low-power SOC design as indicated in a 16-bit multiplier with 5584 cells, using a 90nm CMOS 
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technology at 1V under the tightest delay constraint with a 5.15% reduction in power consumption as 
compared to the one optimized by CBLPRP technique. 
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